# Design and Development of a 66.46W Multi-output Soft Switching Active Clamp Fly-back Converter Power Supply 

Anupama V C<br>Student Department of EEE FISAT, MG University<br>BEL, Bangalore

Surumi Hussaisar<br>Assistant Professor Department of EEE<br>FISAT,MG University<br>BEL, Bangalore

Jinan O.K<br>Deputy Manager<br>C-D \& E - PS

Balaji P
Deputy Engineer
C-D \& E- PS


#### Abstract

This paper describes design and development of a 66.46W multiple output soft switching power supply by using an active clamp fly-back converter switching at 100 KHz . This converter generates the six output voltages required for the power supply from a single input of 270 DC voltage. The presence of the active clamp with fly-back circuit recycles the energy stored in the leakage inductance to reduce the voltage stress at the switch. The active clamped circuit can also help the main switch to turn on at ZVS (Zero Voltage Switching) using the switch output capacitor and transformer leakage inductance. ZVS also limits the turnoff di/dt of the output rectifier, reducing rectifier switching losses and switching noise due to diode reverse recovery.


Keywords-Multi output Active Clamp Fly-back Converter, Continuous Conduction Mode (CCM), Zero Voltage Switching (ZVS), Direct Current (DC)

## I. Introduction

Power supply is nothing but, the power electronic converter circuit which in the system converts electrical energy from one level to another level using semiconductor based electronic switches. In many respects it is the mother of system. It gives the system life by providing constituent and repeatable power to its circuits. If the power supply experiences a failure within itself, it must fail gracefully and not allow the failure to reach the system. The goal of the power supply section is to distribute power effectively to each section of the entire product and to do it in a fashion that meets the needs of each subsection within the product. So as to design a power supply the designers needs to select the technology of each power supply within the system[1].The important issues that influence the stage of design are cost, weight, space, how much heat can be generated within the product, the input power source, the noise tolerance of the load circuits, battery life (if the product is to be portable), and the number of output voltages required and the time to market of the product. According to the comparison table I PWM switching power supplies can be relatively high efficient and the operation is easy to understand. Unlike linear regulators which operate the power transistor in the linear mode, the PWM switching power supply operates the power transistor in both the saturated and cut off states. In these states, the voltampere product across the power transistor is always kept low. This EI product within the power device is the loss within all the power semiconductors. So industrially PWM technology is commonly used.

TABLE I. COMPARISON OF FOUR POWER SUPPLY TECHNOLOGIES.

| Features | $\begin{gathered} \hline \text { Linear } \\ \text { regulato } \\ \mathbf{r} \end{gathered}$ | $\begin{gathered} \hline \text { PWM } \\ \text { switchin } \\ \mathbf{g} \\ \text { regulato } \\ \mathbf{r} \end{gathered}$ | Resonant Transition switching regulator | quasi resonant switching regulator |
| :---: | :---: | :---: | :---: | :---: |
| Cost | low | High | high | highest |
| Mass | high | low to medium | low to medium | low to medium |
| RF noise | none | High | medium | medium |
| Multiple outputs | no | yes | yes | Yes |
| Development to production | 1 week months | 8 personmonths 5personsmonths | 10personmonths 8personsmonths | 10 person <br> 10personsmonths |
| Efficiency | 35-50\% | 70-85\% | 78-92\% | 78-92\% |

## A. PWM - Switching Topologies

The term topology refers to the arrangement of power components within the switching power supply design. This arrangement has the large bearing on which environment the supply can operate in safely and how much power the power supply can provide to the loads[2].This is the point in the design process where the major costs versus performance tradeoffs are made. A summary of the relative merits of the various topologies is given in table II.

## B. Fly-back Topology

The fly-back topology is the favorite for below 100 150 W because of its low parts count (hence low cost)and intrinsically better efficiency operating with continuous conduction mode. There are a few differences between forward and fly-back are given in table III given below. The fly-back topology has long been attractive because of its relative simplicity when compared with other topologies used in low power applications[3].The "fly-back transformer" serves the dual purposes of providing energy storage as well as converter isolation, theoretically minimizing the magnetic component count when compared with, for example, the forward converter. A drawback to the use of the fly-back is the relatively high voltage and stress suffered by its switching components. High peak and RMS current stress is a particular problem for fly-backs.

## TABLE II. COMPARISON OF THE PWM SWITCHING REGULATOR

 TOPOLOGIES.| Topol <br> ogy | Power <br> range(w) | Vin dc <br> range | Input <br> isolation | Typical <br> efficienc <br> $\mathbf{y}$ | Relative <br> parts /cost |
| :---: | :--- | :--- | :--- | :--- | :---: |
| Buck | $0-1000$ | $5-1000$ | no | 78 | 1.0 |


| Boost | $0-150$ | $5-600$ | no | 80 | 1.0 |
| :--- | :--- | :--- | :--- | :--- | :---: |
| Buck- <br> boost | $0-150$ | $5-600$ | no | 80 | 1.0 |
| Forwa <br> rd | $0-150$ | $5-600$ | yes | 78 | 1.4 |
| Fly- <br> back | $0-150$ | $5-500$ | yes | 80 | 1.2 |
| Push <br> pull | $100-1000$ | $50-1000$ | yes | 75 | 2.0 |
| Half <br> bridge | $100-500$ | $50-1000$ | yes | 75 | 2.2 |
| Full <br> bridge | $400-2000$ | $50-1000$ | yes | 73 | 2.5 |

TABLE III. ADVANTAGES OF FLYBACK TOPOLOGY OVER FORWARD TOPOLOGY

| Parameter | Forward | Fly-back |
| :---: | :--- | :--- |
| No.of <br> components <br> required | $1 \mathrm{Q}, \mathrm{T} / \mathrm{F}, 2 \mathrm{D}, 1 \mathrm{~L}, 1 \mathrm{C}$ | $1 \mathrm{Q}, \mathrm{T} / \mathrm{F}, 1 \mathrm{D}, 1 \mathrm{C}$ |
| Output filter <br> inductor | required | not required |
| Cost and size | more | significant saving cost <br> and space |
| Core reset | required | not required |

## II. PROPOSED ACTIVE CLAMP FLYBACK TOPOLOGY



Fig. 1. Simplified schematic of Active Clamp Fly-back Converter

The incorporation of an active clamp circuit into the basic Fly-back topology is shown in Fig. 2 In the figure, the fly-back transformer has been replaced with an equivalent circuit model showing the magnetizing and leakage inductances ( Lr represents the total transformer leakage inductance reflected to the primary in addition to any external inductance). Switches S1 and S2 are shown with their associated body diodes. Cr represents the parallel combination of the parasitic capacitance of the two switches. It is this device capacitance resonating with Lr that enables ZVS for S1. With the active clamp circuit, the transistor turn-off voltage spike is clamped, the transformer leakage energy is recycled, and zero-voltageswitching (ZVS) for both primary (S1) and auxiliary (S2) switches becomes a possibility. These advantages come at the expense of additional power stage components and increased control circuit complexity (two switches as opposed to the usual one switch). Figure 3 illustrates the topological states
and Figure 4 the key waveforms for the active clamp fly-back converter. [13]For this description of circuit operation(and for the subsequent development of a design procedure in the next section), the following assumptions are made: Ideal switching components. The magnetizing current is always non-zero and positive(positive direction as defined by Fig. 1 Lr (includes the transformer leakage inductance) is much less than the transformer magnetizing inductance, Lm (typically 5\% to 10\% of Lm ); sufficient energy is stored in Lr to completely discharge Cr turn on S 1 s body diode;

$$
\pi \sqrt{\operatorname{LrC~clamp}} \gg T \text { off }
$$

Last assumption simply states that one-half the resonant period formed by Lr and C clamp is much longer than the maximum off time of S1.
t0-t1:
At t0, switch S 1 is on, and the auxiliary switch, S 2 , is off. The output rectifier, D1, is reversed biased as is the anti-parallel diode of S2. The magnetizing inductance (along with the resonant inductance) is being linearly charged just as it would be during the inductor-charging phase in normal flyb-ack operation.
t1- t2:
S 1 is turned off at $\mathrm{t} . \mathrm{Cr}$ is charged by the magnetizing current (which is also equal to the current through the resonant inductor). Cr is actually charged in a resonant manner, but the charge time is very brief, leading to an approximately linear charging characteristic.
t2-t3:
At $\mathrm{t} 2, \mathrm{Cr}$ is charged $(\mathrm{VDS}=\mathrm{Vin}+\mathrm{Vc})$ to the point where the anti-parallel diode of S2 starts to conduct. The clamp capacitor fixes the voltage across Lr and the transformer magnetizing inductance to Vc (at NVo), forming a voltage divider between the two inductances. Since C clamp is much larger than Cr , nearly all of the magnetizing current is diverted through the diode to charge the clamp capacitor. Consequently, the voltage appearing across the magnetizing inductance, Vpri, decreases as Vc increases, according to the voltage divider action described by Eq. (1):

$$
\begin{equation*}
V p r i=-V c \frac{\mathrm{Lm}}{\mathrm{Lm}+\mathrm{Lr}} \tag{1}
\end{equation*}
$$

t3-t4:
At t 3 , Vpri has decreased to the point where the secondary transformer voltage is sufficient to forward bias D1. The transformer primary voltage is then clamped by the (very large) output capacitance to approximately $\mathrm{NVo} . \mathrm{Lr}$ and Cclamp begin to resonate. In order for S 2 to achieve ZVS, the device should be turned on before iCclamp reverses direction. t4-15:

The auxiliary switch, $S 2$, is turned off at $t 4$, effectively removing Cclamp from the circuit. A new resonant network is formed between the resonant inductor and the MOSFET parasitic capacitances. The transformer primary voltage remains clamped at NVo as Cr is discharged.


Fig. 3. Acive Clamp flyback Topological states.
t5-t6:
Assuming the energy stored in Lr is greater than the energy stored in Cr , at t 5 Cr will be sufficiently discharged to allow S1s body diode to start conducting. The voltage across the resonant inductor becomes clamped at Vin + NVo. This also fixes the rate of decay of the output rectifier current to:
$\frac{d i(D I)}{d t} \left\lvert\,=-N\left(\frac{N V o}{L m}+\frac{V i n+N V o}{L r}\right)\right.$
For Lm >>Lr Eq. (2) simplifies to:

$$
\begin{equation*}
\frac{d i(D I)}{d t} \left\lvert\,=-N\left(\frac{V i n+N V o}{L r}\right)\right. \tag{3}
\end{equation*}
$$

It is during this interval that switch S1 can be turned on under zero-voltage conditions.
$\mathrm{t} 6-\mathrm{t} 7$ :
S1 is on, and the secondary current is decreasing as the resonant inductor current increases. At t7, the secondary current decreases to zero (because the resonant inductor current has equalled the magnetizing current), and D1 reverse biases, allowing the polarity to reverse on the transformer primary. The magnetizing and resonant inductances begin to linearly charge again, starting another switching cycle ( $\mathrm{t} 7=$ t0). Note that the length of the time intervals t 1 to t 3 and t 4 to t7 have been greatly exaggerated in Fig. 3 in order to more clearly show the transition periods.


Fig. 4. Active Fly-back steady state waveforms

## III. Design steps

STEP 1: Turns ratio ( n ):The turns ratio n between transformer primary side to secondary side is given by

$$
n=\frac{N_{1}}{N_{2}}=\frac{V_{i n, \min } D_{\max }}{V_{o}\left(1-D_{\max }\right)}
$$

$($ Dmax $=0.55$,Assumption) N1= Primary no of turnsN2 =Secondary no of turns Vin min= Minimum input voltage $\mathrm{Vo}=$ Output voltage.

STEP 2: Voltage stress of main switch: The voltage stress of main switch is

$$
V_{\text {Smain }, \max }=V_{i n, \max }+n V_{o}
$$

Vin $\max =$ Maximum input voltage, $\mathrm{n}=$ Turns ratio
STEP 3: Magnetizing inductance:

$$
L_{m}=\frac{\eta\left[V_{\text {in }} D T_{s}\right]^{2}}{2 P_{o}(\min ) T_{s}}
$$

$\eta=$ Efficiency (80\%) Vin= Input voltage in volts $\mathrm{Ts}=$ Switching period $\mathrm{PO}(\mathrm{min})=$ Minimum output power.
STEP 4:Peak current of main switch IS main peak: The peak current of main switch,

$$
I_{\text {Smainpeak }}=\frac{P_{o}}{\eta \cdot V_{i n, \min } \cdot D_{\max }}+\frac{V_{i n, \min }}{L_{m}} D_{\max } T_{s w}
$$

STEP 5:Voltage stress of rectifier diode: The voltage stress of rectifier diode at the transformer secondary side is

$$
V_{D o, \max }=\frac{V_{i n \max }}{n}+V_{o}
$$

STEP 6:Peak secondary diode current:The peak secondary diode current is expressed as

$$
I_{D o, p e a k}=\frac{2 P_{o}}{V_{o} \cdot\left(1-D_{\max }\right)}
$$

STEP7:Output filter capacitance Co:The output filter capacitance Co is expressed as

$$
C_{o}=\frac{D_{\max } P_{o}}{f_{s w} V_{o} \Delta V_{o}}
$$

STEP 8:Calculation of resonant inductance Lr:
Resonant capacitance: $\mathrm{Cr}=$ parallel combination of the parasitic capacitance of main switch Smain and auxiliary switch Saux Resonant inductance: $\mathrm{Lr}=$ Sum of transformer leakage inductance and external inductance .
Lr is given by:

$$
L_{r}=\frac{1}{4 \pi^{2} f_{r}{ }^{2} C_{r}}
$$

$\mathrm{fr}=$ Resonant frequency $\mathrm{Cr}=$ Resonant capacitance $\mathrm{Lr}=$ Resonant inductance
STEP 9: Clamp capacitance Cclamp: Clamp capacitance is given by,

$$
C_{\text {clamp }}=\frac{\left[\left(1-D_{\operatorname{minVin}}\right) T_{s w}\right]^{2}}{\pi^{2} L_{r}}
$$

$\mathrm{D}(\operatorname{minV}$ in $)=$ Duty minimum , $\mathrm{Lr}=$ Resonant inductance STEP 10: Calculation of primary turns Np:

$$
N_{P}=\sqrt{\frac{L_{m}}{A_{L}}}
$$

STEP11:Supply Transformer
The core selected for power supply is UU 49/36/28 core. Here primary of the transformer wound on one limb of the $U$ and secondary's are wound on the other limb of the core.
STEP12:Calculation of secondary turns Ns and inductance LS
Secondary number of turns

$$
N s=\frac{N_{P}}{n}
$$

Secondary inductance

$$
L_{s}=\mathrm{A}_{L} N_{S}{ }^{2}
$$

## IV. EXPERIMENTAL RESULTS

Specifications:
Input: Input Voltage Vin $(\mathrm{dc})=270 \mathrm{~V} \pm 1 \%$ Switching Frequency $=100 \mathrm{KHz}$
Outputs: Output $1: 9.6 \mathrm{~V}, 3.5 \mathrm{~A}$, Output $2: 15.5 \mathrm{~V}, 250 \mathrm{~mA}$
Output $3: 15.5 \mathrm{~V}, 250 \mathrm{~mA}$, Output $4: 15.5 \mathrm{~V}, 250 \mathrm{~mA}$, Output $5: 403 \mathrm{~V}, 30 \mathrm{~mA}$, Output $6: 303 \mathrm{~V}, 30 \mathrm{~mA}$


Block diagram of the proposed power supply


Fig. 7. Active clamp fly-back Converter Primary and secondary circuit.

The above shown in Fig.7is simulation circuit for the input part of the active clamp fly-back converter. In this technique two switches (S1, S2), parallel to the switches body diodes (D1, D2) and parasitic capacitances (C2, C16) are connected. These two switches are excited by pulse voltage sources V2, V3 shown in Fig. 7 L1 is the magnetizing inductance, L2 is external series resonant inductor, C 1 is the clamp capacitor and L4, C4 are the DC input filter for incoming 270 V input. After simulating this circuit the results are captured and shown in below figures.Fig. 8 gives the drain to source voltage with respect to the gate voltage. Fig. 9 gives drain voltage and drain
current, fig. 7 shows the primary and secondary part of the active clamp flyback converter and fig. 10 gives the output voltages of the active clamp flyback converter. The fig. 8 shows the ZVS characteristics of this converter.

## A. PSpice Simulation Results



Fig. 8. Drain Voltage (Black) with respect to Gate (Red) Voltage of Main Switch


Fig. 9. Drain Voltage (Black) and Drain Current (Red) of Main Switch


Fig. 10. Output Voltages of the power supply

## B. Hardware Setup and Results



Fig. 11. Hardware Setup of Active Clamp Fly-back Converter for the Power Supply

Using the design procedure discussed in the previous section as a guide, the experimental converter was constructed using the following components: Transformer core:The core selected for the power Supply is UU 49/36/28 core.N87 MATERIAL $\mathrm{Al}_{\mathrm{L}}=3107 \mathrm{nH}$, primary: 28 T of 1 strands of 40/.442 lit wire.Secondary: 48 T of 2 strands, 37 of 1 strands, 3 T of 1 strands, 3 T of 1 strands, 3 T of 1 strands, 2 T of 1strands, of $40 / 0.442$ litzwire, Lm: 2.45 mH , Resonant
inductor:core:58350-A2 winding:42T of 3 strands of AWG 26 Lr:127uH Clamp circuit: Cclamp:16nF, and S2:APT4M120K MOSFET, S1:APT4M120K,UC1823AJ PWM Controller.Fig. 13 shows the experimental waveforms of the gate-to-source voltages of main switch and auxiliary switch and the drain-to-source voltage of main switch. There is a time delay between the auxiliary switch turn-off and main switch turn-on to ensure main switch turn on at ZVS. Fig. 14 gives the experimental waveforms of gate signals of main switch $\mathrm{V}_{\mathrm{gs}}$ and auxiliary switch $\mathrm{V}_{\mathrm{ds}}$ and transformer primary voltage $\mathrm{V}_{\text {pri, }}$, When main switch is turned on, the transformer primary side voltage is equal to Vin, If the main switch is turned off, the primary side voltage equals $-\mathrm{nV} 0=-326 \mathrm{~V}$ Fig. 15 illustrates the measured results of gate signals V Smaings and VSauxgs and clamped capacitor voltage V clamp: When the auxiliary switch is turned on, the clamp capacitance is resonant with resonant inductance. Therefore the clamp voltage is resonant in this period. When the auxiliary switch is turned off, the clamp capacitor voltage is clamped to $\mathrm{nVo},=326$


Fig. 13. Experimental waveforms of gate signals for main switch Vgs, and auxilary Vgs and Vds.


Fig. 14. Experimental waveforms of Vgs for main switch and auxiliary switch, and transformer primary voltage


Fig. 15. Experimental waveforms of Vgs for main switch and auxiliary switch, and voltage across clamp capacitor

TABLE IV. ANALYSIS OF OUTPUT VOLTAGES OF POWER SUPPLY

| Exper <br> iment <br> result <br> from | $\mathbf{O / P 1}$ | $\mathbf{O} / \mathbf{P 2}$ | $\mathbf{O} / \mathbf{P 3}$ | $\mathbf{O} / \mathbf{P 4}$ | $\mathbf{O} / \mathbf{P 5}$ | $\mathbf{O} / \mathbf{P 6}$ |
| :---: | :--- | :--- | :--- | :--- | :--- | :--- |
| output(V) <br> required | 9.6 | 403 | 303 | 15.5 | 15.5 | 15.5 |
| Simulatio <br> $\boldsymbol{n}$ | 10.3 | 404 | 304 | 16.2 | 16.2 | 16.2 |
| Hardware | 9.6 | 403 | 303 | 15.5 | 15.5 | 15.5 |

## V. CONCLUSION

This paper gives a detailed circuit description, design and development, and experimental results of a soft-switched active clamp topology suitable for the power supply. The auxiliary clamp circuit is used to recycle the energy stored in the leakage inductance and suppress the voltage stress of main switch. The clamp circuit can also help the main switch to turn on at ZVS. Performance was experimentally verified for power supply. This result demonstrated that the active clamp variation of the traditional fly-back topology offers an attractive alternative to the more usual two-stage approach (boost cascaded by a buck) to off-line power conditioning for distributed power systems.

## ACKNOWLEDGMENT

This project is supported by Central D \& E Power supply Bharat Electronics Limited (BEL) ,Bangalore unit.

## REFERENCES

[1] Mohan, N., Undeland, T. M., and Robbins, W. P. Power Electronics: Converters, Applications and Design., 3rd ed. New York: Wiley, 2012.
[2] Muhammad, H. Rashid, P.Rashid Power electronics circuits, Devices, and Applications, 3rd ed. Pearson, 2011.
[3] A. I. Pressman, Switching Power Supply Design,2nd ed. Mc Graw- Hill
[4] K. Billings, Switching mode power supply handbook, New York, 1989.
[5] H. S. -H. Chung, S. Y. Hui, and W. -H. Wang, A zero-currentswitching PWM fly-back converter with a simple auxiliary switch, IEEE Trans.
[6] Mar. 1999. A. Emrani, E. Adib, and H. Farzanehfard, Singleswitch soft switched isolated DC-DC converter, IEEE Trans. Apr. 2012.
[7] K. Yoshida, T. Ishii, and N. Nagagate, Zero voltage switching approach for flyback converter, in Proc. Int. Telecommun. Energy Conf. (INTELEC)
[8] R. Watson, F. C. Lee, and G. C. Hua, Utilization of an activeclamp circuit to achieve soft switching in flyback converters, in Proc. IEEE.
[9] G. Spiazzi, L. Rossetto, and P. Mattavelli, Design optimization of soft switched insulated DC/DC converter with active voltage clamp, in Proc. IEEE Industry Applicat. Soc. Annu. Meeting,
[10] Bor-Ren Lin, Huann-Keng Chiang and Kao-Cheng Chen, Analysis, design and implementation of an active clamp flyback converter, IEEE Trans.Power Electron.,vol .29, december2005
[11] D. Jitaru and S. Birca-Galateanu, Small-signal characterization of the forward-flyback converters with active clamp, IEEEAPEC, vol. 2, pp.626-632, 1998
[12] C. T. Choi, C. K. Li and S. K. Kok, Control of an active clamp,discontinuous conduction mode flyback converter, IEEE-PEDS,vol. 2,pp. 1120-1123, 1999.
[13] Analysis, design and implementation of an active clamp flyback converter, 2005 IEEE
[14] Active-clamp flyback as an isolated pfc Front-end converter.
[15] A Soft-Switched Flyback Converter with Recovery of Stored Energy in Leakage Inductance, 2012 IEEE
[16] Design analysis of fly back converter for grid Filament power supplies of travelling wave tube, International Journal of Power System Operation and Energy Management ISSN.

