A New ZVS Full Bridge DC-DC Converter

Lincy Robinson  
PG Student, Department of EEE  
MEA Engineering college  
Perinthalmanna, Kerala

Muhammedali Shafeeque K  
Assistant Professor, Department of EEE  
MEA Engineering college  
Perinthalmanna, Kerala

Abstract—Soft-switching techniques are used for efficiency improvement by reducing voltage stress across switch. The switches get turn on and turn off at zero voltage. Thus, the switching power losses are eliminated. It is obtained by adding resonant components including inductors and capacitors. The Zero voltage switching range can be increased by adding inductance in series with the transformer. It is seen that ZVS range is gained for no load to full load conditions.

Keywords—zero voltage switching, full bridge converter, phase shift

I. INTRODUCTION

Full-bridge converters are commonly used in medium to high power dc-dc power conversion. High power density, high efficiency and high reliability are the most desirable features of this topology. For power levels up to 3 kW, MOSFET’s are used to implement full bridge converters.

Soft-switching techniques are used for efficiency improvement by reducing voltage stress across switch. The switches get turn on and turn off at zero voltage and current. Thus, the switching power losses are eliminated. It is obtained by adding resonant components including inductors and capacitors. Soft-switching can be provided using either ZCS or ZVS technique. In most of these converters zero voltage switching (ZVS) is achieved by placing a snubber capacitor across each of the switches and either inserting a series inductor or parallel inductor with the transformer [1]-[3]. In DC-DC full bridge converter, the snubber capacitor may be the internal capacitor of the MOSFET. In order to get zero current operation, a resonant inductor (Lr) is added in series with the switch.

The right and left legs of the bridge are operated with a phase shift. Phase-shifted topology provides ZVS turn on. Thus switching losses can be eliminated. In the full bridge topology, the opposite switches makes a freewheeling stage by means of phase shift. The absence of dead time between the turn-OFF and the turn-ON of the MOSFET switch in the same leg would lead to shoot through with switching losses.

A major demerit of this approach is the dependency of the ZVS characteristic on load. The full bridge dc-dc converter’s ZVS capability will lose in the light load. Hence auxiliary connected inductors are provided to enable the ZVS condition which is independent to the load [4-6].

II. DESCRIPTION OF THE CIRCUIT

Fig. 1 shows the DC-DC full-bridge converter. It consists of power circuit and auxiliary circuit.

The power circuit consists of:

i. S1, S2, S3, S4 MOSFET switches.
ii. Isolation Transformer.
iii. Diode bridge rectifier.
iv. Lf, output filter.
v. R0, Load

Fig. 1. Phase shifted DC-DC Full-bridge converter

The auxiliary circuit consists of:

i. Ca1 and Ca2, capacitive voltage divider.
ii. Laux1 and Laux2, auxiliary inductors.
iii. Cso, drain-source snubber capacitors across switches.
**A. Steady state Analysis**

The assumptions to simplify the analysis of the steady state are given below:

(i) Constant dc input voltage $V_{BUS}$, and output dc voltage $V_o$.

(ii) Output power $P_o$ is constant.

(iii) The delay time between the two switches of the same leg of the bridge.

(iv) The Phase shift between the diagonal switches of the bridge.

(v) $C_1$ and $C_2$ have equal capacitance.

The proposed converter has seven modes of operation.

**B. Circuit Analysis**

Circuit analysis of ZVZCS full bridge dc-dc converter is done. There are seven modes of operation. Here mathematical modeling is carried out. A model may help to study the effects of different components and to make predictions about their behaviour.

Mode 1: $t_0 \leq t \leq t_1$ : At $t_0$, S2 is turned OFF. The output capacitor of S1 is discharging and that of S2 is charging up with the reactive current provided by the auxiliary circuit. The rising voltage $V_{AB}$ conducts a very small current through the DC blocking capacitor $C_b$, series inductance $L_s$, leakage inductance $L_{leak}$, and magnetizing inductance $L_M$. The current through the series inductance is given by,

$$i_s(t) = \frac{1}{L_s+L_{leak}+L_m} \int_0^t V_{AB} \, dt$$

$$V_{AB}(t) = V_{dc} - V_{c0}(t)$$

$$V_{AB} = \frac{V_{dc}}{C} = \frac{1}{C} \frac{1}{c^2} = \frac{1}{C} \left( t - t_0 \right)$$

The current through $L_s$ is calculated as

$$i_s(t) = \frac{1}{L_s+L_{leak}+L_m} \int_0^t V_{AB} \, dt$$

$$V_{AB}(t) = V_{dc} - V_{c0}(t)$$

$$V_{AB} = \frac{V_{dc}}{C} = \frac{1}{C} \left( t - t_0 \right)$$

Current through auxiliary inductor is given by,

$$i_{aux}(t) = \frac{V_{dc}}{4L_{aux}} (t - t_0) + i_{aux}$$

Since $S2$ turned off $i_{aux}$ reaches maximum value. Then gradually increases.

Mode 2: $t_1 \leq t \leq t_2$ : The output capacitor of the MOSFET, S1 is still discharging to finally reach zero and that of S2 is charging up to $V_{dc}$. This mode ends once the voltage across this capacitor becomes zero. This interval ends once the output capacitor of the MOSFET S1, has discharged completely.

Current flow through series inductor, is calculated as

$$i_s(t) = \frac{1}{L_s+L_{leak}+L_m} \int_0^t V_{AB} \, dt - K(V_0 + 2V_d)dt$$

$$= \frac{1}{L_s+L_{leak}+L_m} \int_0^t V_{AB} \, dt$$

$$= \frac{1}{L_s+L_{leak}+L_m} \left( \frac{V_{dc}}{2C_2} \right) \left( t - t_1 \right)^2 - K(V_0 + 2V_d)dt$$

Current through auxiliary inductor is given by,

$$i_{aux}(t) = \frac{V_{dc}}{4L_{aux}} (t - t_0)$$

Fig. 3. Mode 2 operation of full bridge converter

MODE 3: $t_2 \leq t \leq t_3$ : This mode starts once the MOSFET output capacitors have been charged and discharged completely. During this mode, the output diodes clamp the secondary voltage to the output voltage. Thus, there is a constant voltage across the combination of the series inductance and the leakage inductance. Therefore, the series current ramps up to its peak value. This mode ends once the MOSFET S4, gate voltage becomes zero.

Current through series inductor is given by,

$$i_s(t) = \frac{1}{L_s+L_{leak}+L_m} \int_0^t V_{dc} \, dt - K(V_0 + 2V_d)dt$$

$$i_s(t) = \frac{V_{dc} - K(V_0 + 2V_d)}{L_s+L_{leak}} (t - t_2)$$

Fig. 2. Mode 1 operation of full bridge converter
Fig.4. Mode 3 operation of full bridge converter

Mode 4 \((t_2 \leq t \leq t_3)\): During this interval the output capacitor of S3 is discharging from and that of S4 is charging up to \(V_{dc}\). This mode ends once the S3 output capacitor got completely discharged and S4 output capacitor got charged to \(V_{dc}\).

Fig.5. Mode 4 operation of full bridge converter

Mode 5 \((t_3 \leq t \leq t_4)\): During this interval the output voltage of the inverter is zero and the output diodes clamp the secondary voltage to the output voltage. Thus, a net negative voltage is incident across the series inductor, which is the reflected output voltage at the transformer primary side. This interval is part of the dead time between the gating pulses of S3 and S4.

Therefore, in this mode the body diode of S3 is conducting. Once the gate pulse of S3 is applied this mode finishes and the current flows through the MOSFET channel.

Series current is given by,

\[ i_s(t) = i_s(t_4) - \frac{K(V_o+2V_d)}{L_s + L_{leak}} (t - t_4) \quad (13) \]

Mode 6 \((t_4 \leq t \leq t_5)\): This mode starts when the gate pulse is applied to S3. The equivalent circuit is the same as the previous mode except S3 channel is conducting in this mode rather than the body diode of S3. Therefore, the series inductor current is still ramping down to reach zero at the end of this mode. It should be noted that S1 turns off under near zero current switching at the end of this mode. At the end of this mode, the current through the series inductor reaches zero, so that the output diodes D2 and D3 naturally turn off with zero current.

\[ i_{aux}(t) = \frac{V_{dc}}{2L_{aux}} (t_6 - t_5) \quad (14) \]

Mode 7 \((t_6 \leq t \leq t_7)\): This interval starts once the current through output diodes reaches zero and the diodes naturally turn off with zero current. During this mode, the output capacitor \(C_f\) feeds the output load with its stored energy while on the transformer primary side there is no current.

\[ i_{aux}(t) = \frac{V_{dc}}{2L_{aux}} (t_7 - t_6) \quad (15) \]
CONCEPT OF ZERO VOLTAGE SWITCHING

Figure shows the resonant switch functions in ZVS condition. A resonant capacitor is connected across the switch otherwise known as parasitic capacitance. In initial stage the switch is in off condition. This time the voltage across the switch is zero. When we switch on in zero voltage condition current flows in reverse direction through the channel of MOSFET. Now we want to switch off. When current flows through the MOSFET, voltage across the switch is zero. When we switch off, the voltage across the capacitor diminish slowly but current become zero and the switch gets off. The voltage across the switch as well as capacitor become zero. The voltage across the switches S1 and S4 shows in waveform. The capacitor across S2 will be charged to \((V_{dc}/2)\) and the capacitor across S1 discharged to zero. During the delay time, the capacitor across S1 discharged completely. Then polarity across capacitor of S1 changed. Now the body diode across S1 will conduct and switch S1 gets on at zero voltage.

Maximum current through the inductor is,

\[
I_{\text{AUX}} = \frac{V_{\text{dc}}}{8f_sL_{\text{AUX}}} \tag{16}
\]

The inductor value is,

\[
L_{\text{AUX}} = \frac{V_{\text{dc}}T_o}{16f_sC_{s1}(V_{\text{dc}}+V_2)} \tag{17}
\]

To design the auxiliary inductor, the energy is calculated charge and discharge the snubber capacitor [5]. This value is,

\[
W_{\text{C}} = C_s V_{\text{dc}}^2 \tag{18}
\]

The stored energy in auxiliary and the leakage inductor are,

\[
W_L = \frac{1}{2} L_{\text{leak}} I_p^2 + \frac{1}{2} L_{\text{AUX}} I_{\text{AUX}}^2 \tag{19}
\]

The peak current value of the auxiliary inductor is,

\[
I_{\text{AUX}} = \frac{V_{\text{dc}}}{8f_sL_{\text{AUX}}} \tag{20}
\]

The value of auxiliary inductor is,

\[
L_{\text{AUX}} = \frac{1}{12f_sC_{s2}} \tag{21}
\]

B. Design of Series Inductor

In critical conduction mode, average current through inductor is half of the peak value of current flowing through the inductor [5], [7].

The value of the series inductor is,

\[
L_{\text{seq}} = (1 + K) \frac{V_0}{V_{\text{dc}}} \frac{V_0^2}{P_{\text{max}}^2} \frac{T_s}{64} \tag{22}
\]

C. Design of Output Capacitor

Capacitor is designed such a way that it can work in the maximum load of the converter. Minimum value of the capacitor is designed in a peculiar way that in peak load also the capacitor functions.

Capacitor designed as,

\[
C_f = \frac{I_0}{f_s \Delta V_{cf}} \tag{23}
\]
Fig. 11. Open loop simulation circuit of full bridge dc-dc converter

Figure 11 shows the open loop simulation circuit of full bridge dc-dc converter. There are four switches provided. To trigger these switches, pulse generators are provided. The phase shift of the diagonal switches and the legs of the same switches are having delay time. Gate signal is provided according to the delay to avoid short circuit. G1 is the gate signal through switch S1. G2 signal is the half time period of G1 added with a delay time. G3 is one-third time period of G1. Half plus one-third time period of gate signal 1 is given as fourth pulse. Before applying gate pulse, voltage across the switch S4 is made zero. Thus zero voltage switching turn on is possible.

Fig. 12. Zero voltage switching across switch S1

Figure 12 shows zero voltage switching achieves in open loop. Figure 13 shows ZVS in mode 6.

Fig. 13. Zero voltage switching across switch S4

Before applying gate pulse, voltage across the switch S1 is made zero. Thus zero voltage switching turn on is possible.

Fig. 14. Zero voltage switching in mode 6

To convert open loop to close loop, compare the DC voltage with constant output voltage, which is given as input to PI controller and its output is given to PWM DC to DC generator. The output of the PWM generator is given to four MOSFET switch as gate signal. As the diagonal switches S1 and S4 on, we get positive output voltage +VAB and regarding diagonal switches S2 and S3 on, we get -VAB. When both upper switches or lower switches on, we get zero voltage. Before applying gate pulse, voltage across the switch S1 is made zero. Thus zero voltage switching turn on is possible. Before applying gate pulse, voltage across the switch S4 is made zero. Thus zero voltage switching turn on is possible.

Fig. 15. Closed loop circuit of the DC-DC full bridge converter

Figure 14 shows the closed loop simulation circuit of full bridge dc-dc converter. The phase shift of the diagonal switches and the legs of the same switches are having delay time. Gate signal is provided according to the delay to avoid short circuit. G1 is the gate signal through switch S1. G2 signal is the half time period of G1 added with a delay time. G3 is one-third time period of G1. Half plus one-third time period of gate signal 1 is given as fourth pulse. Before applying gate pulse, voltage across the switch S4 is made zero. Thus zero voltage switching turn on is possible.
REFERENCE


